**Course objectives:**  
To provide the organization, architecture and designing concept of computer system including processor architecture, computer arithmetic, memory system, I/O organization and multiprocessors.

1. **Introduction (3 hours)**
   1. Computer organization and architecture
   2. Structure and function
   3. Designing for performance
   4. Computer components
   5. Computer Function
   6. Interconnection structures
   7. Bus interconnection
   8. PCI

1. **Central processing Unit (10 hours)**
   1. CPU Structure and Function
   2. Arithmetic and logic Unit
   3. Instruction formats
   4. Addressing modes
   5. Data transfer and manipulation
   6. RISC and CISC
   7. 64-Bit Processor

1. **Control Unit (6 hours)**
   1. Control Memory
   2. Addressing sequencing
   3. Computer configuration
   4. Microinstruction Format
   5. Symbolic Microinstructions
   6. Symbolic Micro program
   7. Control Unit Operation
   8. Design of control unit

1. **Pipeline and Vector processing (5 hours)**
   1. Pipelining
   2. Parallel processing
   3. Arithmetic Pipeline
   4. Instruction Pipeline
   5. RISC pipeline
   6. Vector processing
   7. Array processing

1. **Computer Arithmetic (8 hours)**
   1. Addition algorithm
   2. Subtraction algorithm
   3. Multiplication algorithm
   4. Division algorithms
   5. Logical operation

1. **Memory system (5 hours)**
   1. Microcomputer Memory
   2. Characteristics of memory systems
   3. The Memory Hierarchy
   4. Internal and External memory
   5. Cache memory principles
   6. Elements of Cache design
      1. Cache size
      2. Mapping function
      3. Replacement algorithm
      4. Write policy
      5. Number of caches

1. **Input-Output organization (6 hours)**
   1. Peripheral devices
   2. I/O modules
   3. Input-output interface
   4. Modes of transfer
      1. Programmed I/O
      2. Interrupt-driven I/O
      3. Direct Memory access
   5. I/O processor
   6. Data Communication processor

1. **Multiprocessors (2 hours)**
   1. Characteristics of multiprocessors
   2. Interconnection Structures
   3. Interprocessor Communication and synchronization

**Practical:**

1. Add of two unsigned Integer binary number
2. Multiplication of two unsigned Integer Binary numbers by Partial-Product Method
3. Subtraction of two unsigned integer binary number
4. Division using Restoring
5. Division using non- restoring methods
6. To simulate a direct mapping cache

**References:**

1. M. Morris Mano: Computer System Architecture, Latest Edition
2. William Stalling: Computer organization and architecture, Latest Edition
3. John P. Hayes: Computer Architecture and Organization, Latest Edition
4. V.P. Heuring, H.F. Jordan: Computer System design and architecture, Latest Edition
5. S. Shakya: Lab Manual on Computer Architecture and design

**Evaluation Scheme:**  
The question will cover all the chapters of the syllabus. The evaluation scheme will be as indicated in the table below:

|  |  |  |
| --- | --- | --- |
| **Chapters** | **Hours** | **Marks Distribution\*** |
| 1 | 3 | 6 |
| 2 | 10 | 18 |
| 3 | 6 | 10 |
| 4 | 5 | 10 |
| 5 | 8 | 14 |
| 6 | 5 | 8 |
| 7 | 6 | 10 |
| 8 | 2 | 4 |
| Total | 45 | 80 |

**\*Note: There may be minor deviation in marks distribution.**